Jobs

Full Time Engineer Jobs and Science Jobs in Orange County

(1 - 1 of 1)
  1. Required: • Bachelor's degree required • Minimum of 5yrs writing System Verilog and UVM as a primary job function • Experience with verification of designs written in VHDL • Experience with Linux command line workflows • Experience writing TCL to ...
    1 day ago on Jobs-Search

SET LOCATION